Master Thesis MSTR-2023-38

BibliographyFranquinet, Julian: Performance portability analysis of SYCL with a classical CG on CPU, GPU, and FPGA.
University of Stuttgart, Faculty of Computer Science, Electrical Engineering, and Information Technology, Master Thesis No. 38 (2023).
51 pages, english.
Abstract

In this work, the capability of SYCLâ„¢to execute code on different hardware devices is investigated. This motivates conducting a performance portability analysis. The architectures investigated are the CPU, GPU, and FPGA. As a benchmark algorithm, the CG algorithm is used, as it is widely applicable to many fields and is more complex than simple matrix-vector multiplications. To generate reference results on the different devices, OpenMP and CUDA are used. The CG is also implemented using highly optimized libraries. These libraries are based on the BLAS standard. The results show a significant increase in performance when using the libraries on the GPU for growing problem sizes. Regarding the CPU, the optimizations are more significant for smaller problem sizes. So far, optimized libraries for the FPGA do not exist and therefore are not investigated. As a result, the performance of the FPGA is not as good as on the CPU and GPU. This is why the portability performance analysis results in rather low performance portability. However, the results show that SYCLâ„¢ is capable of executing code on various hardware devices, making it a promising standard for future applications.

Full text and
other links
Volltext
Department(s)University of Stuttgart, Institute of Parallel and Distributed Systems, Scientific Computing
Superviser(s)Pflüger, Prof. Dirk; Van Craen, Alexander
Entry dateOctober 24, 2023
   Publ. Institute   Publ. Computer Science